## 2054

## B.E. (Computer Science and Engineering) Fourth Semester

CS-405: Computer Architecture and Organization

Time allowed: 3 Hours

Max. Marks: 50

**NOTE:** Attempt <u>five</u> questions in all, including Question No. I which is compulsory and selecting two questions from each Unit.

x-x-x

- I. Attempt the following:
  - a) Explain the terms latency and bandwidth.
  - b) Write a short note on Floating point representation.
  - c) State the need for introducing L1 and L2 caches separately.
  - d) Which parameters influence the choice of page size in virtual memory systems?
  - e) Explain dynamic branch prediction algorithm when branch instruction is written at the end of loop. (5x2)

## UNIT-I

- II. a) Explain various addressing modes with the help of examples.
  - b) Consider a linked list data structure. Write FIND and DELETE routines that transfer data between a processor register and the linked list. State your assumptions clearly and explain your solution with the help of an example. (2x5)
- III. a) Show the control steps needed to implement Brach to Subroutine instruction of processors. Draw internal organization of processor as assumed for solving above stated problem.
  - b) Write a program to perform sorting of numbers using bubble sort algorithm. State your assumptions clearly and explain your solution with the help of an example. (2x5)
- IV. a) Draw and explain the flowchart for the following:
  - i) 2's complement addition/subtraction algorithm flowchart with example
  - ii) 2's complement multiplication algorithm flowchart with example
  - b) Compare hardwired and microprogrammed control units. (6,4)

P.T.O.

## UNIT - II

- V. a) Draw and explain synchronous DRAM. Also explain its burst mode with the help of an example.
  - b) A block set associative cache consists of a total of 64 blocks divided into 4 block sets. The main memory contains 4096 blocks, each consisting of 128 words.
    - i) How many bits are there in each of TAG, SET and WORD fields?
    - ii) What will be the impact of increasing or decreasing size of cache blocks? Explain your answer with example. (3,2)
- VI. a) Write a note on Input/Output operations.
  - b) Write a note on virtual memory.
  - c) A computer has one delay slot. The instruction in this slot is always executed, but only on speculative basis. If a branch does not take place, the results of that instruction are discarded. What is speculative execution? Also, suggest a way to implement program loops efficiently on this computer (before and after scenario comparison should be included). (3,3,4)
- VII. a) A program loop ends with a conditional branch to the beginning of the loop. How would you implement this loop on a pipelined computer that uses delayed branching with one delay slot? Give an example to justify your implementation.
  - b) Write a note on Interrupt driven I/O. (2x5)