Exam. Code: 0906 Sub. Code: 6258

2054

B.E. (Electronics and Communication Engineering)

Second Semester EC-203: Digital Design

Time allowed: 3 Hours

NOTE: Attempt five questions in all, including Question No. 1. which is compulsory and selecting two questions from each Part. Use of scientific

calculator is allowed.

	calculator is allowed.	
	<i>x-x-x</i>	
1.	(a) What is the difference between latch and flip flop?	(1)
	(b) List types of logic families.	(1)
	(c) What is meant by Mod of a counter?	(1)
	(d) What are the limitations of Karnaugh Map?	(1)
	(e) What is the difference between Synchronous and Asynchronous Counters?	(1)
	(f) What is weighted number system?	(1)
	(g) What is digital electronics?	(1)
	(h) What are drawbacks of weighted resistor D/A converters?	(1)
	(i) What are the differences between Combinational Circuits and Sequential Circuits?	Give
	examples of each type.	(2)
	Part- A	
11.	(a) Explain full subtractor circuit. Implement it by using two 4:1 MUX only. (b) Convert JK flip-flop into D flip-flop.	(5) (5)
m.	(a) Design a combinational circuit which has four inputs and one output such that the equal to 1 when:(1) All the inputs are equal to 1	
	(2) None of the inputs are equal to 1	
	(3) An odd number of inputs are equal to 1.	
	Implement it by using single 4:1 MUX.	(5)
	(b) What are universal gates? Implement XOR and XNOR gates using NAND gates only.	
IV.	(a) Simplify the following Boolean function using K-map into sum-of-products form a	nd product-
	of-sums form. Implement each form using same type of logic gates.	
	$f(A,B,C,D) = \sum_{i=0}^{N} (0,1,2,5,8,9,10)$	(8)
	(b) What is the largest binary number that can be expressed with 14 bits? What are the	e equivalent
	decimal and hexadecimal numbers?	(2)
	Part-B	
V.	(a) What do you mean by universal shift register? Explain the working of 4-bit shift reg	gister. (5)
	(b) Design a 3-bit synchronous counter to count sequence 0, 1, 4,6,7 and repeat using	
VI.	(a) Sketch and explain the characteristics of CMOS inverter.	(5)
	(b) Explain the working of a dual-slope A/D converter with the help of logic diagram.	(5)
VII.	(a) A 6-bit-bit D/A converter has a voltage output of 0.8 V for a digital input of 100000	O. What can
	be the highest output voltage for the converter?	(3)
	(b) Define and explain the performance characteristics of D/A converters.	(4)
	(c) Define and explain the noise margin, propagation time and power dissipation of families.	digital logic (3)