

2124

B.E. (Electronics and Communication Engineering)
Fifth Semester
EC-501: VLSI Design

Time allowed: 3 Hours

Max. Marks: 50

NOTE: Attempt five questions in all, including Question No. 1 which is compulsory and selecting two questions from each Section.

x-x-x

1.

- Define integrated circuits (ICs) and explain their classification. ?
- What is the significance of Stick diagram in VLSI Design?
- What is thermal oxidation, and why is it important?
- Differentiate between Power Dissipation and Power consumption in the ICs.
- What is the function of nMOS pass transistors in digital circuits?

Section A

- Describe clocked-CMOS logic and its applications. Discuss the advantages of this design style in dynamic logic circuits.
- What is Plasma etching? explain the concept with the Sputtering etching Mechanism.
- Discuss the various steps in sequences to fabricate the N well CMOS (with diagrams)

Section B

- (a) Explain the structure and operation of a MOSFET. Discuss how the threshold voltage and body bias concepts influence its performance.
(b) write a short note on the Volage threshold and Body bais concept
- (a) Consider a CMOS inverter circuit with the following parameters : $V_{DD} = 3.3 \text{ V}$, $V_{TO,n} = 0.6 \text{ V}$, $V_{TO,p} = -0.7 \text{ V}$, $k_n = 200 \mu\text{A} / \text{V}^2$, $k_p = 80 \mu\text{A} / \text{V}^2$ Calculate the noise margins of the circuit. Notice that the CMOS inverter being considered here has $k_R = 2.5$ and $V_{TO,n} \neq V_{TO,p}$ hence it is not a symmetric inverter.)
(b) write a short note on Metallization in chip fabrication.
- Define delay time, rise time, and fall time in the context of a CMOS inverter. Discuss the significance of static power dissipation and dynamic power dissipation in CMOS technology.

x-x-x