Exam.Code:0969 Sub. Code: 34528

Max. Marks: 50

2124

M.E. (Electronics and Communication Engineering) First Semester ECE-1104: Digital System Design

(For UIET Only) Time allowed: 3 Hours

NOTE: Attempt five questions in all, including Question No. I which is compulsory and selecting two questions from each Unit.

- x-x-xAttempt the following:-I. a) Why commercial ECL families are not as popular as CMOS and TTL? b) Define speed-power product. What is its significance? c) Differentiate between combinational and sequential circuits. d) What are the types of memory? (5x2)e) What is Testability? UNIT - I (10)Draw the block diagram of PAL and explain the design aspects used in PAL. II. Define a combinational circuit. Draw the block diagram, explain the steps involved in III. (10)designing the combinational circuit. Explain the concepts of A/D conversions along with related errors. (10)IV. UNIT - II Write short notes on:-
- V.
 - a) Fault diagnosis
 - b) Fault detection
 - c) Test generation in digital circuits

(10)

- Design positive edge triggered JK flip-flop and explain its functional and timing VI. (10)behaviour. Also write a VHDL program.
- (10)VII. Explain the architecture of Built in self-test and discuss its operation briefly.