2063

B.E. (Electronics and Communication Engineering) Second Semester EC-203: Digital Design

Max. Marks: 50

Time allowed: 3 Hours

ţ

NOTE: Attempt five questions in all, including Question No. 1. (Section-A) which is compulsory and selecting two questions each from Section B-C.

x-x-x

		1
	Section A	
1	i. What is universal gate? Realize AND gate using universal gates.	
-	ii. Differentiate canonical and standard form of a Boolean expression.	
	iii. What is a lockout condition in a counter and how it is avoided:	
	iv. Write down specifications of D/A converters.	10
	 Define noise margin and noise immunity of a logic family. 	
	Section B	
2	a) Obtain the set of prime implicants for $\sum (0,1,6,7,8,9,15,14,15)$ using a and	5
-	method.	5
	b) What is race around condition in a flip-flop? How it can be avoided.	
		5
3	a) Implement a full adder with two 4x1 multiplexers.	5
	b) With suitable diagram explain working of a BCD adder.	
	La pui LV file flags	5
4	a) Convert D to T and S-R to J-R flip-flops.	5
	b) List the PLA programming table for BED to excess a court	
	Section C	
5	a) Design a 3-bit synchronous counter to count sequence of , , , ,	5
	using J-K flip-flop.	
	b) What is universal since register provide and experience	5
	register controlled by and montplatera	
6	a) What are the drawbacks of weighted-resistor D/A converter? How these	
	drawbacks can be overcome using modified weighted-resistor D/A converter?	5
	 b) Compare TTL, ECL and CMOS logic families based on their characteristics. 	5
7'	a) Explain construction and working of totem pole TTL. Why it is advantageous	-
	over open collector TTL.	2
	b) Differentiate a ring counter and twisted ring counter. Explain working of 4-bit	
	Johnson's counter.	5

x-x-x