1129

M. Tech. (Micro-Electronics) **First Semester** MIC-103: MOS Integrated Circuit Modeling

Time allowed: 3 Hours

Max. Marks: 50

(5)

NOTE: Attempt five questions in all, including Question No. I which is compulsory and selecting two questions from each Section. Use of scientific calculator is allowed.

x - x - x

	01.	Answe	er the following:-	(2)	
	Q.	(a)	What will be amount of current flowing between source and drain region of WOST Data		
			when depletion region width on drain and source side is equal?	(2)	
		(b)	Design 2-bit multiplexer using MOS transistors.	(2)	
		(c)	Which is better and why - CMOS NAND gate or CMOS NOR gate?	(2)	
		(d)	What is the effect on depletion charge density, oxide potential if body of mental		
		(-)	MOS capacitor is connected to a positive power supply?	(2)	
		(0)	Why MOSFET is not used in accumulation region, even charge carriers are present		
		(c)	channel?		
			SECTION A		
			SECTIONA	(5)	
			CMOS transmission gate.	(5))
	02.	(a)	Design the Full adder circuit using Civios transmission of and inverter and discuss effect of	(2)	,
	×.	(b)	Derive equation for the gain of Resistive Doub in	(5))
			transconductance.	(5)
	03	(a)	Derive MOSFET current equation in different regions of op nm technology? Discuss	()	,
l	Q3.	(h)	Why conventional MOSFET is not preferred beyond be	15	5
		(0)	limitations in detail. $V_{cu} = 0.6 V_{cu}$	())
		(a)	Design a resistive-load inverter with $R = 1 \text{ ks2}$, such that vot		
	Q4.	(a)	The enhancement-type nMOS driver transistor has the parameters $\frac{1}{2}$		
			$V_{r} = 5.0 V_{r} V_{r} = 1.0 V_{r} \gamma = 0.2 V^{1/2}, \lambda = 0, \mu_{\rm B} C_{\rm ox} = 22.0 \mu r V^{1/2}$		
			V DD = 5.0 V, the required aspect ratio, W/L.		-
			(a) Determine Vie and View the MOS inverter and how thos	,e (5)
			(b) Determine vil and an associated with linear load wios inverse load characteristic of	of	
		(b)	Discuss the problems and hy depletion load MOS Inverter? Draw load and		
			problems are resolved by arr		
			depletion load MOS Invention		
			SECTION B		
					(5)
			the law poise margin of a CMOS inverter.		(5)
		(-)	Derive equation for the low horse many of BiCMOS transistors.	of	(5)
	Q5.	(a)	Discuss applications and limitations of 2 busices substrate with a bulk doping density D_{1}	n.3	
		(b)	Discuss up in the set of the set	om.	
	Q6.	(a)	A photo cm ³ gate doping density (https://www.Calculate the threshold voltage at to	5111	
	-		$N_D = 10^{\circ}$ cm ² v thickness of $t_{0x} = 0.1 \text{ µm}$. Called Use $\varepsilon_{xy} = 11.7 \varepsilon_{0}$.	•	(5)
			and gate oxide $V_{ss} = 0$, $V_{cs} = 1.5V$ and v_{bs} of the JK latch circuit. How the out	put	(\mathbf{J})
			temperature for use the CMOS AOI realization of the		(\mathbf{a})
		(h)	Discuss and draw the configuration?	and	(2)
		(0)	toggles in this JN laten verter is higher than fail time in aspect of		
			Rise time of CMOS inversely?	rter,	(3)
	Q7.	(a)	nMOS transistor are same, nMOS is 2.5 times higher than invice the		
			preferred channel width of production of the module	ation	(5)
		(b)	preferred with the second sec	train	
			why why transistor has parameter $V_{T_{a}}=0.6$ V, N _a =5x10 ¹² cm ⁻¹ . Calculate the v		
		(c)	A nivido is $0.024V^{-1}$, $t_{0x}=8$ min, vio		
		. ,	$parameter V_{ab} = 0.$		
			current for v SB		
			X-X-X		